I. INTRODUCTION
CTIVE simulation of floating passive elements (resistors/capacitors/inductors) is a fascinating research area for analog circuit designers and researchers. Several floating passive component simulators employing different active building blocks (ABBs) have been proposed in [1]- [18] and reference cited therein. The floating resistor is an integral part of many analog circuits but from the viewpoint of monolithic integration it is not advisable to use a resistor in floating form as a floating resistor need more chip area than a grounded resistor as well as it is very difficult to design such a resistor with exact resistance value. Moreover, the resistance of such resistor is fixed and cannot be changed as per requirement. So, the active simulation of floating resistors has become a popular research area in which a floating resistor is realized either by using active element(s) along with external resistor(s) or by using active element(s) alone. Many synthetic floating resistor configurations using different active elements such as operational amplifier (OP-AMP) [6] , operational trans-conductance amplifier (OTA) [7] , modified current feedback operational amplifier (MCFOA) [8] , second generation current conveyor (CCII) [9]- [11] , [14] differential difference current conveyor (DDCC) [12] , current controlled second generation current conveyors (CCCII) [13] , current backward trans-conductance amplifier (CBTA) [15] - [16] , current follower trans-conductance amplifiers (CFTA) [17] and differential voltage second generation current conveyor (DVCCII) [18] • Use of excessive number of active elements (more than two) [6], [9], [11] , [13] .
• Use of external resistor(s) [6]- [11] , [14] - [16] , [18] .
• Non-availability of electronic control [6], [8], [9]- [11] , [18] .
• Need for active/passive component matching constraint(s) [16] - [17] .
• Degraded non ideal performance [18] . Therefore, the aim of this paper is to propose a new purely active synthetic floating resistor configuration employing VDTA. The proposed realization employs only two VDTAs and exhibit following advantageous features; (i) no requirement of any external resistor (ii) electronically tunable resistance (iii) no requirement of any matching constraint (iv) good non-ideal behavior and (v) low active and passive sensitivities.
II. PROPOSED CONFIGURATION
The voltage differencing trans-conductance amplifier (VDTA) is one of the active elements which have been introduced in [19] . It provides currents and voltages at different terminals with electronically controllable transconductance gains. Therefore, VDTA block is very suitable for synthesis and design of active circuits with electronic control feature. Fig.1 shows the symbolic representation of VDTA, where P and N are input ports, z is auxiliary port and X+ and X-are output ports. All the ports of VDTA exhibit high impedance levels. The CMOS implementation of VDTA [20] has been shown in Fig. 2 . Where, g n is the trans-conductance of n th MOS transistor given as
Where, μ n is carrier mobility, C OX is capacitance of gateoxide layer per unit area, W is MOS transistor's effective channel width, L is effective channel length and I Bn is bias current of n th transistor. VDTA find several applications in designing of analog filters [21] - [23] , oscillators [24] and inductor simulators [25] but there is no application in simulation of floating resister has been reported so far. So, this paper is an effort to fill this void.
The proposed purely active floating resister simulator is shown in Fig. 3 . The Routine circuit analysis of configuration shown in Where (g m1 , g m2 ) and (g m3 , g m4 ) are the trans-conductance gains of VDTA-1and VDTA-2 respectively. One can observe from (6) that the resistance of proposed synthetic resistor can be controlled electronically by varying trans-conductance gains g m1 , g m2 , g m3 , and g m4. It is important to note that the presented circuit can also simulate negative floating resistor (-R) by appropriate interchanging of p and n and/or x+ and x-ports of VDTAs. Such negative resistor simulator can be used for parasitic cancellation purpose.
III. NON-IDEAL ANALYSIS
In the non-ideal ideal case, the VDTA can be characterized by the following equations
where β Z , β X+ and β X-are non ideal trans-conductance gain errors.
To check the behaviour of presented configuration under non ideal conditions, it is revisited considering the non ideal model of VDTA described by (7) So, all the sensitivity values are low and not more than unity in magnitude.
IV. EFFECTS OF PARASITIC IMPEDANCES
At high frequency, the terminal parasitic of VDTA comes into the picture and effect the performance of a VDTA based circuit. A conventional VDTA along with its port parasitics has been shown in Fig. 4 . To study the effects of terminal parasitic of VDTAs on proposed resistance simulator configuration, this configuration was examined including port parasitics of VDTA. Fig. 5 shows the proposed resistance simulator with port parasitic of VDTA-1 and VDTA-2. x z E C C C (20) As the proposed configuration does not has any external passive component, so effects of port parasitic impedances cannot be alleviated and these parasitics will limit the high frequency behaviour of proposed configuration. So, the maximum usable frequency under the influence of parasitics can be found as: The workability of proposed circuit is also verified by lowpass filter design example. The passive RC low-pass filter employing a floating resistor and a grounded capacitor has been shown in Fig. 6 and active realization of this low-pass filter using proposed resistor simulator is shown in Fig. 7 . The voltage mode transfer function obtained from Fig. 7 is given by equation (22), which is low-pass transfer function. 
VI. SIMULATION RESULTS
The circuit illustrated in Fig.3 is tested by SPICE simulations with TSMC 0.18 µm process parameter model.
The simulations were performed employing CMOS VDTA (shown in Fig. 2) with supply voltages ±0.9 VDC and bias currents I b1 = I b2 = I b3 = I b4 = I b5 = I b6 = I b7 = I b8 = I b = 150 μA, where I b1 , I b2 , I b3 and I b4 are the bias currents of VDTA1 and I b5 , I b6 , I b7 and I b8 are the bias currents of VDTA2. The magnitude and phase response of impedance of proposed simulator have been shown in Fig. 8 and Fig. 9 respectively. It is seen from Fig. 8 that simulated magnitude response is approximately same as ideal magnitude response up to 292 MHz frequency (simulated resistance value is found 1.562 kΩ while ideal value is 1.571 kΩ upto 292 MHz). The phase responses as shown in Fig. 9 clearly indicate that simulated phase response matches the ideal phase response up to 34 MHz frequency. The deviation of simulated responses from ideal responses at high frequencies is due to presence of VDTA parasitic impedances. To demonstrate the electronic control of proposed configuration, simulations have been performed for different set of bias currents. Fig. 10 illustrated the magnitude responses for I b = 130 μA, 110 μA and 90 μA. The simulated floating resistance values for I b = 130μA, 110 μA and 90 μA were found 1.667, 1.816 kΩ and 2.002 kΩ respectively, while the ideal values were 1.689 kΩ, 1.836 kΩ and 2.029 kΩ. Hence, the deviation between simulated values and ideal values is not more than 1.5% in limited frequency region. The low-pass filter shown in figure 7 is also simulated using CMOS VDTA with supply voltage of ±0.9 VDC. The value of capacitor C 0 is chosen as 0.1nF. The SPICE simulated frequency responses of this filters is shown in Fig. 11 . 
